Ako nakupovať
Doručenie
Nákupný poradca
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Angličtina
95 b
30 dní na vrátenie tovaru
Mohlo by vás tiež zaujímať
The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors.
Informácie o knihe
Angličtina
