Ako nakupovať
Doručenie
Nákupný poradca
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
Angličtina
137 b
30 dní na vrátenie tovaru
Mohlo by vás tiež zaujímať
Static methods are very successful in deriving crucial properties (e.g. timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e. abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler thatderives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over executiontime of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.
Informácie o knihe
Angličtina
